



QUESTION #1

MARKS: 10 (10)

a) Determine the operation of the following circuit. A truth table is required.



10

The middle two inverter form an enable (active high) controlled by input E, which connects the top and bottom sections together to form a single output to the inverter. When the top & bottom are not connected, E is LO which causes the top & bottom 'OK' to turn on so that b is in a high impedance state.

This is a tristate buffer with an active high enable

Student Name: _____

Student Number: _____

Exam File Provided By
The UofS IEEE Student Branch

ieee.usask.ca

QUESTION #2

MARKS: 15 (3 + 3 + 3 + 3 + 3)

Explain briefly, but as completely as possible, **FIVE (5)** of the following. A **SHORT** paragraph should be sufficient.

a) The diffusion layer is usually not used as a signal routing layer. Give **THREE (3)** reasons for this.

HIGH C } SLOW
HIGH R
ROUTING PROBLEMS (TRANSISTORS)
SPACE (L OF RULES)

b) The Metal 1 layer is usually used as the primary signal routing layer. Give **THREE (3)** reasons for this.

LOW C } FAST
LOW R
RUNS ANY WHERE
SIMPLE RULES

c) Where is the Canadian Microelectronics Corporation (CMC) located? Who does their fabrication? Why do they do their fabrication?

KINGSTON, ONTARIO (QUEEN'S UNIVERSITY)
GENNUM, MITEL, NORTEL (MOSIS)

HIRING POOL OF EDUCATED PEOPLE.

TAX BREAK

Student Name: BOLTON

Student Number: _____

d) Technically speaking, how many transmission gates does the circuit shown in Question #1 of this examination paper contain? Explain.

ONE

A T-GATE HAS A N-CHANNEL AND P-CHANNEL TRANSISTOR IN // . ONLY P₃ AND N₃ ARE CONNECTED LIKE THIS. MUST ALSO HAVE SOURCES THAT ARE COMPLEMENTS (E AND Ē).

e) Design rule D.1 indicates that the P-well to P+ Diff. Minimum Separation (see Appendix C: Available Process Technologies, page C9) is 14 design scale microns (dsm). Why is it so large? Using design rule D.1 as a start, what would the Minimum Separation design rule for P-well to P+ mask be if one existed? Why?

P+ DIFF WILL SHORT TO P-WELL! MUST ALSO ALLOW FOR ISOLATION (P-GUARDS, ETC.)

10 D.S.M. (FROM RULE C.8)

ENCLOSURE RULE FOR P+ MASK OVER DEWELL

f) The CMOS fabrication process consists of a number of steps. Pick the **ONE** that you consider to be crucial to the success of fabrication. Discuss.


(1) INGOT MANUFACTURE
(2) MASKS (PREPARATION AND USE).
(3) POLYSILICON DEPOSITION
ETC.

Student Name: BOLTON

Student Number: _____

[Prof] "This question is one I fully expected you guys to bugger up."
[Student] "I didn't let you down, sir."

All parts of this question concern a two-phase (2 ϕ) clock generator. The operation of the circuit is NOT important for this exam, just the topology.



$$\begin{array}{c} \overline{A} \overline{B} \\ \hline A + B \end{array}$$

a) Draw a STICKS diagram for the two-phase circuit.

When doing your diagram the following constraints must be followed:

1. Input must come in from the left (on Metal 1).
2. Outputs must exit from the right (on Metal 1).
3. No wires are allowed outside the V_{DD} and V_{SS} Power rails.
4. At least two substrate connections (of each type) must be shown.
5. No Metal 2 is allowed.
6. Standard STICKS colors for the CMOS3DLM technology must be used.

Use the following page for your final two-phase STICKS diagram (indicate clearly which one it is). Your STICKS diagram will be marked using "good CMOS circuit design" guidelines as discussed in class.



CONTACT CUTS!! (MINIMUM # = 22)


SUBSTRATE CONNECTIONS

P+

P-WELL


Student Name: BOLTON

Student Number: _____



23 CONTACT CUTS (TOTAL)

2 S.C. TO V_{DD} (FOR P-CHANNELS) OUTSIDE PT
 2 S.C. TO V_{SS} (FOR N-CHANNELS) INSIDE PT
 INSIDE P-WELL



Student Name: BOLTON

Student Number: _____

"I try to set exams so you get no benefit from studying."